Abstract-Thin-film MEMS resonators fabricated at low temperatures can be processed on CMOS ICs, forming high-sensitivity transducers within complete sensing systems. A key focus for the MEMS devices is increasing the resonant frequency, enabling, among other benefits, operation at atmospheric pressure. However, at increased frequencies, parasitics associated with both the MEMS-CMOS interfaces and the MEMS device itself can severely degrade the detectability of the resonant peak. This work attempts to overcome these parasitics while providing isolation of the CMOS IC from potentially damaging sensing environments. To achieve this, an interfacing approach is proposed based on capacitive coupling across the CMOS IC passivation, and a detection approach is proposed based on synchronous readout. Results are presented from a prototype system, integrating a custom CMOS IC with MEMS bridge resonators. With the MEMS resonators fabricated in-house at 175°C on a separate substrate, readout results with multiple different resonators are obtained. In all cases, the IC enables detection with >20 dB SNR of resonant peaks that are only weakly detectable or undetectable directly using a vector-network analyzer (VNA).
I. INTRODUCTION

M
ICRO-ELECTRO-MECHANICAL systems (MEMS)
have resulted in sensors with extremely small form factors and very high sensitivities, enabling a range of sensing applications [1] - [3] . Resonant-frequency transducers are a representative example. For a mechanical resonator, the resonant frequency, as a function of mechanical parameters, can be represented as follows [1] :
Here, is the mass of the resonator, while and are the effective spring constant and damping coefficient, respectively, both of which are strongly related to environmental factors such as pressure and temperature, in addition to device structure. Micro/nano fabrication has made devices possible with very small masses ng and high quality factors (Q), resulting in high sensitivity to mass changes and high selectivity of the resonant-frequency point. For instance, taking the derivative of (1), sensitivity to mass changes can be estimated: (2) The ability to detect small shifts in resonant frequency depends on the the sharpness with which the frequency peak falls off (i.e., Q factor). For instance, with devices having quality factor of 1000 (which is routinely achieved [1] ) and critical mass of 10 ng, frequency shifts corresponding to the 3 dB bandwidth are caused by a change in mass on the order of just picograms. Of course, sensing systems aiming to exploit this require readout electronics capable of detecting such shifts and sharp peaks in the resanant frequency.
Of particular interest is the integration of MEMS devices with CMOS ICs, to form complete systems for sensing. While monolithic MEMS represent the highest level of integration, strict fabrication requirements for both MEMS and CMOS limits compatibility, restricting the devices possible. On the other hand, post-processed MEMS, typically based on thin-film Fig. 1 . Process temperatures of different materials for MEMS. SiC is purposely designed for high temperature sensing, Poly-Si/c-Si is mainly used for pre-CMOS or intra-CMOS micromachining, Poly-SiGe is one of today's main trends for post-CMOS integration, which just meets the thermal budget. processing after CMOS fabrication, presents broad possibilities. However, post processing must be limited to temperatures compatible with the fabricated CMOS devices [4] . Fig. 1 shows the typical processing temperatures for various materials used to fabricate thin-film MEMS [5] - [7] . CMOS temperature restrictions make amorphous silicon (a-Si) a potential choice for post-processed MEMS.
Despite the sensitivities and the prospects for integration, a general challenge that limits the application of MEMS resonant-frequency sensors is the need to operate devices under vacuum conditions. This restricts the interaction of the devices with the environment in which sensing is to be performed. To overcome this, a general trend has been to engineer devices with high resonant frequencies [8] . Experimental data, as in Fig. 2 , shows that the need for vacuum conditions is mitigated at higher frequencies . Engineering the electro-mechanical parameters to achieve higher frequencies presents challenges with respect to MEMS fabrication since specialized structures and vibration modes are often required [3] , but it also presents challenges with respect to CMOS integration and readout, due to elevated impact of electrical parasitics.
The focus of this paper is a CMOS integration strategy and readout architecture that aims to overcome the effects of these parasitics for post-processed a-Si thin-film MEMS resonators. In particular, two challenges are addressed: 1) Interfacing. Direct bonding of post-processed MEMS via an exposed bond pad has two adverse consequences. First, various bond pads all have substantial parasitics fF [9] . This shunts away the small currents generated by the MEMS resonator, making the resonant peak difficult to detect. Second, bond-pad openings expose CMOS to the sensing environment, which might be damaging. This work focuses on non-contact coupling between the CMOS and MEMS via capacitor plates patterned across the top-level passivation of CMOS IC. 2) Readout. Current due to parallel parasitic capacitances across the MEMS resonator, caused due to both the device structure and typical routing to the device electrodes, can dominate over the current through the resonator. This once again makes the resonant frequency peak difficult to detect. This work focuses on synchronous readout, wherein the phase response of the resonator current and the parasitic-capacitance current is used to accentuate the resonant peak. The rest of the paper is organized as follows. Section II presents details of the a-Si MEMS bridge resonators we fabricate and use in this work, emphasizing the electrical characteristics in the context of the interfacing and readout challenges. Section III describes the capacitive non-contact interfacing used between the CMOS and MEMS devices. Section IV presents the readout circuit architecture and details. Section V presents system measurements, and finally Section VI concludes.
II. MEMS FABRICATION AND CHALLENGES
This section starts by describing the fabrication process employed for the a-Si thin-film MEMS bridge resonators, summarizing the typical device parameters obtained. Then, it quantitatively illustrates the readout challenges faced as we increase the resonant frequency in the presence of parasitics.
A. MEMS Fabrication
The MEMS resonators used in this paper consist of bridge structures m wide and between m long, over a centered titanium-tungsten (TiW) gate electrode. All components of the resonator are fabricated by thin-film processing and surface micromachining on cm cm glass substrates. Fig. 3 illustrates the fabrication procedure. A 70 nm thick TiW layer is deposited on a clean glass substrate and the bridge/gate electrodes patterned by photolithography and reactive ion etching (RIE). A sacrificial aluminium layer, between 200 nm and m thick, is patterned on top of the gate electrode, followed by a 100 nm-thick layer of TiW. A m-thick structural layer of doped amorphous silicon is subsequently deposited by PECVD at a maximum temperature of and patterned by RIE. The sacrificial layer is finally etched off, defining the air gap under the bridge. While reducing the height of this gap is favourable for increasing the strength of the resonant behavior, heights less than 200nm are more challenging to fabricate with high yield and are more vulnerable to bridge collapse.
In order to achieve resonance, a DC bias and an AC stimulation are applied between the gate of the bridge and the bridge 
B. Readout Challenges
To quantify the challenges and specifiy the readout requirements faced at the frequencies of interest, we adopt a widely used electrical model for the bridge resonators, developed along with explanation of assumptions in [10] . Under the assumption that the strain response of the structure is linearly proportional to its displacement (which is valid for the displacements of 10 nm seen in our structures) it can be shown, by applying Ohm's law and Newton's second law, that the equivalent circuit illustrated in Fig. 4 models the electromechanical motion of the one-dimensional damped harmonic resonator, under biasing applied between the underlying gate electrode and the bridge electrode . The circuit comprises an equivalent series network, representing mechanical motion through the motional parameters , , , and a parallel parasitic capacitor , representing electrostatic coupling between the gate and bridge electrodes. The series implies that a resonant peak will occur in the transmission current when an AC voltage is applied across electrodes and ; however, as we show below, the transmission current can be easily drowned out by a parasitic current through the capacitor . To characterize this effect, we start by specifying the motional parameters, whose 1 's of are typically reported, though very aggressive geometries have led to lower values as in [11] values are derived from the mechanical and electrical parameters of the device:
Here, is the effective (lumped) resonator mass, is the air gap between the bridge and the bottom electrode, is the resonant angular frequency, and is the quality factor. Additionally, is the applied bridge bias, and is the intrinsic parallel-plate capacitor given by (4) (note, is included in , but is typically much smaller) (4) To consider the readout challenges brought on as bridges are designed to have higher resonant frequency, we start by extracting parameter values of the electrical model by measuring a typical fabricated bridge (width: m, length: m, thickness: m, gap: m). Fig. 5 shows the impedance between electrodes and obtained by a vector-network analyzer (VNA) through direct microprobing of the device. From this, the parameters of the electrical model can be extracted [10] . Corresponding values are provided in the right-hand table. The simulated transmission curves generated from the extracted values are also shown overlaying the measured curves, confirming good agreement. Several points are worth noting. First, though a large Q is achieved (electrically measured to be 362), 1 is also large, implying that the current through the network, even at resonance, is quite small. Second, the 90 baseline phase implies that the parasitic path is capacitive as predicted. As a side note, we see from the VNA sweeps that this prevents the network from achieving a phase of zero degrees, which would preclude the use of the resonator in typical oscillator topologies [11] . In particular, substantial fF is obtained even from direct microprobing. We treat this level of capacitance as being intrinsic to the device and referred to is as in Fig. 5 . In fact, typical routing to the device electrodes is expected to make even larger. The capacitance that results is referred to as , and has been measured to be as high as pF even in samples where some explicit attempts have been made to optimize the routing. Starting from the parameters for a typical device, we consider the implications of engineering devices for higher resonant frequencies. Assuming the Q is constant (as suggested in the data of Fig. 2 ), we assume scaling of [1] , [8] , with values of m, m and m. Fig. 6 shows the expected impedances from simulation, assuming a of both 100 fF and 1 pF. The resonant peak is increasingly indistinguishable, even for fF. In Section IV, we describe the readout approach proposed wherein phase synchronization is employed to null the current and accentuate the current at resonance, thus restoring detectability of the peak.
III. CMOS-MEMS INTERFACING
Interfacing MEMS with CMOS involves a number of important considerations. Currently, the dominant strategies employ system-in-package solutions, wherein the MEMS device is interfaced via an exposed bond pad. The problem with this is that the bond-pad capacitance can easily filter the small resonator currents. For example, taking the extracted for the bridge considered above, a bond-pad capacitance of 500 fF-5 pF would result in a pole at kHz, well below the resonant frequencies of interest. Even if the capacitance of the IC bonding structure is reduced, a critical problem that remains is the exposure of the CMOS chip to the sensing environment, which generally can be harsh and damaging. Current strategies for isolation employ tight barriers based on specialized materials [12] , elevating assembly complexity. To address both the interfacing parasitics and isolation, this work focuses on non-contact interfacing across the chip passivation.
Non-contact interfaces can be implemented using either capacitive or inductive coupling. In considering inductive versus capacitive interfaces, we make the distinction between MEMS devices whose sensing response is (1) a change in an intrinsic capacitance , versus (2) a change in resonant frequency due to an intrinsic motoional RLC network. The attributes of each are summarized in Fig. 7 . Inductive coupling (as proposed in [13] ) is preferred for MEMS sensors based on measuring capacitance change, not resonator frequency change. For devices that provide sensing based on change in capacitance, the MEMS sensor and coupling inductor can form a resonant network, making capacitance change detectable as a shift in the resonant frequency. On the other hand, for devices that provide sensing based on a change in resonant frequency, masks the impedance/conductance change due to the motional . To cancel , an interface inductor can be considered; however, tuning the inductor to a particular frequency is unviable (due to difficulty in precisely prediciting ) and inadequate (since sensing response causes shifts in the intrinsic resonant frequency).
On the other hand, capacitive coupling readily provides interfacing with the MEMS resonator. The key consideration is that the coupling capacitor should not degrade readout of the resonator current. Specifically, the capacitive interface should present series impedance well below . Taking the and resonant frequency from above as an example, 5 pF capacitors would be adequate and can be further reduced as the targeted resonant frequencies increase. Accordingly, Fig. 8(a) shows the capacitive interfacing employed in this work. The coupling capacitor is formed across the CMOS oxide/nitride passivation using the top metal layer of the CMOS process and a postprocessed metal stack consisting of chrome (30 nm) and gold (100 nm). The post-processed metal plate is formed by first etching a layer of polyimide, and then a photoresist barrier is patterned to align with the bottom capacitor plates (formed from the CMOS top metal layer). Following this gold is evaporated and undesired metal regions (defined by the photoresist) are removed via a liftoff process. Fig. 8(b) shows the post-processed CMOS die with patterned capacitor plates; these are used to interface to the MEMS devices, which are fabricated on a separate glass substrate to facilitate testing with multiple resonators having various parameters. The mm mm plates give a measured capacitance of 15 pF each, well beyond that required for interfacing to the targeted MEMS bridge resonators. Moreover the alignment resolution of the post processing is better than m, enabling robust formation of the interface for the plate sizes employed.
IV. CMOS READOUT SYSTEM
This section presents details of the CMOS system, which uses synchronous readout both to negate the effects of the MEMS parasitic capacitor and to emphasize the resonant current of the MEMS network. Fig. 9 shows the architecture. The principle of operation is as follows. A drive signal is applied to the MEMS resonator, and its frequency is swept to find is generated by an on-chip function generator and applied through the top-metal coupling capacitor. This results in readout currents and through the MEMS and the MEMS , respectively. The readout currents are returned to the CMOS chip through the second top-metal coupling capacitor, and pass through the input resistor to generate a voltage . As long as the series impedance of the coupling capacitors ( ) and is much lower than that of the MEMS and at the frequencies of interest, the phases of both and are preserved with respect to . In particular, is 90 out of phase with , while is either out of phase or in phase, depending on the resonance condition. Accordingly, is composed of voltages and , respectively, with corresponding phases. Following amplification, the voltages are modulated within a transconductance stage, by a signal that is in phase with . This has the effect shown in Fig. 10(a) :
• Off resonance. Both (set by ) and (set by or ), are 90 out of phase with . Thus both are nulled regardless of their amplitudes.
• At resonance.
is once again out of phase with and thus nulled. However, (set by ) is now both maximum in amplitude and in phase with . is thus modulated to a baseband signal. These conditions are summarized in Fig. 10(b) , indicating both the amplitude and phase with respect to the resonance condition. After modulation, the currents are integrated within an integrating ADC for digitized readout.
Analytically, the nulling of can be modelled as follows. Consider the simplified circuit at resonance, shown in Fig. 11 (wherein the coupling capacitors have been grouped together into ). For simplicity, we consider and to be sinusoids, and , respectively. We seek to find the ratio between and both before and after modulation. With the applied , the voltage generated across the MEMS device is , with some relative phase . Thus, at resonance, and are given as follows: While these currents reflect values at resonance, we note that off resonance will remain roughly the same and will be comparatively be much smaller. The reason is that the overall impedance of the MEMS resonator is dominated by at the frequencies of interest (i.e., compared to or off resonance and at resonance). Thus, remains roughly constant, and can be used to estimate the height of the resonant peak. Before modulation, the height is given as follows: (7) Large , high target frequency, and typical values for make this ratio small, degrading the ability to detect resonant peaks. However, after modulation by , the following currents are obtained:
These result in the following ratio: (10) From the circuit in Fig. 11 , can be derived, giving the following value: (11) For the circuit values chosen, can be made very small, enhancing the ratio in (10). In particular, is chosen to be larger than and is chosen to be much smaller than . This drives the numerator to zero and makes the denominator larger than unity. As an example, employing the values used in this design ( , , pF and pF) at the typical resonant frequency of MHz (as measured in Fig. 5) . Thus, the observability of resonant peak is substantially enhanced due to attenuation of the quadrature-phase signals.
In the system, Fig. 9 shows that a 6 V DC bias is applied to the MEMS resonator, required to achieve adequate resonant response (high Q). This is provided from off chip through large biasing resistors via direct routing and bonding. Thus physical isolation of the CMOS circuits is maintained, and readout of is not substantially affected, since the biasing resistors are much larger than both and . We also point out that in an eventual system, power to the CMOS IC can be provided wirelessly to maintaining physical isolation.
The following subsections describe the circuit blocks employed in the readout system.
A. Function Generator
The function generator, responsible for generating and , is a critical block in the readout system. It must have adequate frequency-sweep resolution to capture narrow resonant peaks, sufficient frequency-sweep range to accommodate resonator frequency shifts in sensing applications, and low phase noise to maintain the sensitivity with which resonant peaks can be detected. At the frequencies of interest, on-chip LC oscillators are not viable. Thus the digitally-controlled relaxation oscillator shown in Fig. 12 is employed. This generates a triangle wave , which is filtered to a sinusoid by the high-Q branch of the MEMS resonator and transformed to a square wave by the parasitic branch. The signal is derived through a comparator applied to the generated triangle wave. Ten bit digital control is provided through switched current sources in feedback, which increase the oscillation frequency with respect to a base frequency. To enable testing with a wide range of MEMS devices, off-chip biasing is used both to set the base frequency and the frequency step of the digital control. Transistor values are set such that the digital control gives a total sweep range that is one-quarter of the base frequency enabling coverage over a large frequency-shift range for sensing. With respect to sensing resolution, this results in a nominal frequency resolution of 1/4096 with respect to the chosen base frequency. Given resonant peaks with Q of 1000, this resolution yields 4-5 samples within the 3 dB bandwidth, to ensure robust capture. The plot in Fig. 13 shows the measured frequency versus DCO code.
The phase noise of a relaxation oscillator has been analyzed in detail in [14] . Generally, two noise sources are of concern: (1) comparator noise affecting the feedback signals ; and (2) current-source noise appearing at the comparator input. The impacts of these sources on the oscillator's frequency resolution are given below: (12) (13) is the power-spectral density (PSD) of the comparator's input-referred noise, is the comparator's noise bandwidth, and is the PSD of the current-source noise. Within the readout system, this noise is effectively averaged during integration of the modulated currents. Thus, integration over clock cycles (via the dual-slope ADC described below) results in reduced noise according to (14) From (14), we see that two tradeoffs arise when enhancing the frequency resolution of the function generator: 1) Increasing the swing of the triangle wave (by increasing the power supply) or increasing the charge current of the current source leads to higher power consumption. 2) Increasing the integration cycles reduces the readout speed. In this work, we maximize the swing of the triangle wave by using a 3.6 V to power the function generator, and we employ a large current mA for the base current sources. As a result, the function generator's power consumption dominates the system. , which induces the AC currents, this forms a synchronous integrator. As mentioned previously, off resonance, the modulation substantially attenuates the currents from both the and branches of the MEMS resonator while at resonance, the current from the branch is preserved. After integrating the modulated MEMS current, a constant current is applied to the integration capacitor, and analog-to-digital conversion is performed at the 11-b level by counting the discharge time.
B. Modulator and Dual-Slope ADC
1) Input Amplifier: Fig. 15 shows the circuit of the input amplifier. The small and large pF are chosen to preserve the phase of the currents ( and ) from the MEMS resonator to ensure the correct operation during synchronous readout. In particular, to maintain the current phase with respect to , should be smaller than and should be larger than . The amplifier input capacitance could also affect the phase. Despite substantial pF , due to a transistor sizing for large transconductance (and thus reduced input-referred noise), the phase impact is negligible, once again, thanks to small-valued , which thus sets the input impedance. The amplifier is implemented as a common-source stage loaded by a diode-connected PMOS. In addition to the function-generator phase noise, the voltage noise of the input stage limits the readout sensitivity. The input-referred noise (including contributions from the subsequent integration stage) is measured to be 290 nV . Fig. 16 shows the synchronous G -C integrator. The G stage provides a transconductance of 600 A V and implements signal modulation. The integrator is implemented as an op-amp with a feedback capacitor. The op-amp is a two-stage design with Miller compensation. The integration capacitor is chosen to be 500 pF, with an area of mm mm, to accommodate longer integration times, motivated by the noise considerations mentioned previously. As mentioned previously, the function generator employs a relaxation oscillator, providing a triangle wave (rather than a sinusoid). Thus, current through the branch of the MEMS resonator is transformed into a square wave, exhibiting positive and negative steps. Adequate rejection of the harmonics without distorting the signal amplitude would be challenging, requiring several stages of filtering. Instead, the transconductor and integrator are designed to preserve the resulting square wave with a step response having ns of settling time. This ensures nulling of the current, with negligible effect on the overall power consumption (which is dominated by the function generator). Fig. 17 shows the die photo of the CMOS chip and a separate sample with multiple MEMS bridge resonators. The CMOS chip is fabricated in an IBM 130 nm technology while the MEMS sample is fabricated in house at 175 C on a glass substrate. The active area of the CMOS circuits is mm mm. The use of a separate sample for the MEMS resonators enables testing with various different bridges, as described below. To interface the CMOS chip to the MEMS resonators, the non-contact strategy described Section III is used. With an area of mm mm, each of the coupling capacitors is measured to have a value of 15 pF. 18 illustrates the test setup used to acquire the measurement results presented. The MEMS sample is placed in a vacuum chamber with a pressure of 0.9 Torr. The CMOS IC (on a custom PCB) is connected to the MEMS sample via the SMA cables shown. The cables introduce additional parasitics ( pF to ground and fF in parallel), exacerbating the adverse effects that the proposed interfacing and readout architecture aim to overcome. Thus, the measurements reflect highly conservative conditions.
2) Synchronous G -C Integrator:
V. SYSTEM MEASUREMENTS
To evaluate the synchronous readout approach, we first isolate the output response with respect to the input signal phase. The approach taken is illustrated in Fig. 19(a) . A sinusoidal wave of amplitude 200 mV and a digital signal are generated using a bench-top function generator (Tektronix AFG3102). The phase of the two signals is then swept, giving the ADC readout with code-RMS error bars shown in Fig. 19(b) . As shown, attenuation of out-of-phase signals is achieved.
Next, to evaluate readout of the resonant peaks associated with different MEMS devices, we first characterize the MEMS devices. This is done using a VNA, both through direct microprobing of the resonators (to minimize the effects of parasitics) and through typical routing on the sample. Then, we perform readout using the CMOS IC. Fig. 20 shows measurement results from four different MEMS resonators. On the left, the impedance magnitude obtained from VNA measurements is shown for direct probing (dashed curves) and for typical routing (solid curves), which yields a parallel capacitance of pF. In both cases, the resonant peak is only weakly measurable. On the right, digitized readout from the IC is shown along with code-RMS error bars. Clear peaks are observed with an SNR greater than 20 dB in all cases. For comparison with the VNA measurements, peak observability is defined as the ratio of the peak height to the baseline as marked in Fig. 20 . The bar graph in Fig. 21 shows that, compared with both direct probing and typical routing, the proposed readout approach is able to greatly improve the detectability of peaks (despite the additional parasitics introduced by the measurement setup).
To demonstrate an application, we employ the readout system for ambient environmental-pressure sensing, as suggested in [1] . Pressure sensing has been achieved through a variety of approaches, perhaps mostly commonly capacitance response due to displacement of plates due to pressure (e.g., [15] ). References [16] and [17] present devices specially engineered to generate response under reduced pressures. However, to the best knowledge of the authors, integrated systems for low pressure sensing based on resonant-frequency response of MEMS devices have not been reported. In this work, we measured the resonant frequency under various pressures using both the VNA (direct probing) and the CMOS IC. The resonant frequencies observed are shown in Fig. 22 . Good agreement is achieved, indicating proper peak detection by the IC with much greater SNR. Regarding application, we would like to point out that variation in the MEMS will indeed alter the absolute resonant frequency with respect to the pressure, thus an one-sample calibration is needed. Under our in-house manufacture condition, a 100 m long, m thick bridge will present a shift of 0.08 MHz. The main parameter that affects the resonance frequency in our samples is the thickness of the structural layer. Commercial deposition systems will definitely be more homogeneous and this variation can be reduced. Finally, Table I provides a performance summary of the system.
VI. CONCLUSIONS
This paper focuses on an integration and readout strategy for thin-film MEMS resonators post processed on CMOS die. An important trend in the design of MEMS resonators is increasing the resonant frequency. Among other benefits, this mitigates the need for vacuum pressures, opening possibilities for a range of applications. However, higher frequencies exacerbate the effects of parasitics, particularly interface capacitances and parallel feed-through capacitances between the MEMS device electrodes. Considering the typical device parameters that can be achieved, these parasitics can make resonant behaviors undetectable at the target frequencies. To address the interface capacitances, this paper proposes the use of capacitive coupling across the chip-top passivation (formed using the CMOS top-layer metal and a metal plate deposited on the CMOS die). To address the parallel feed-through capacitances, this paper proposes a synchronous readout architecture, whereby the phase response is exploited to accentuate the resonant behavior. A CMOS prototype, fabricated in a 130 nm technology, is integrated with thin-film amorphous-silicon MEMS bridge resonators fabricated in-house on glass, enabling testing and characterization with multiple devices. While resonator peaks are only weakly detectable or undetectable electronically using a VNA, the prototype system enables readout of peaks with greater than 20 dB SNR in all cases. Dr. Wagner is a Fellow of the American Physical Society, a corresponding member of the Austrian Academy of Science, was a Humboldt Senior Fellow in the Physics Department of the University of Konstanz, Germany, and has had research leaves at the Electrotechnical Laboratory in Ibaraki, Japan, at INESC Microsistemas e Nanotecnologias in Lisbon, Portugal, and at the Institute of Semiconductor and Solid State Physics of the University of Linz, Austria. He received the Nevill Mott Prize "for his groundbreaking research, both fundamental and applied, on amorphous semiconductors as well as chalcopyrites" in 2009, and in 2014 an ITC 10th Anniversary Prize "for his pioneering research on flexible and stretchable large-area electronics and comprehensive study on the mechanical behavior of the same, which will be applied to various products in the near future." Virginia Chu (M'96-SM'08) received the Ph.D. degree in electrical engineering from Princeton University, Princeton, NJ, USA, in 1989.
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